MIPS体系结构透视

内容概要

Dominic Sweetman。是一名有经验的硬件系统、CPU、网络和操作系统设计者和开发者，他的丰富经验来自于低层编码、操作系统开发、局域网、分布式系统。他是Whitechapel Workstations的创立者之一，并在1988年创建了一家MIPS咨询公司——Algorithmics。

书籍目录

Chapter 1: RISCs and MIPS   1.1 Pipelines   1.2 The MIPS Five-Stage Pipeline   1.3 RISC and CISC   1.4 Great MIPS Chips of the Past and Present   1.5 MIPS Compared with CISC Architectures Chapter 2: MIPS Architecture   2.1 A Flavor of MIPS Assembly Language   2.2 Registers   2.3 Integer Multiply Unit and Registers   2.4 Loading and Storing: Addressing Modes   2.5 Data Types in Memory and Registers   2.6 Synthesized Instructions in Assembly Language   2.7 MIPS I to MIPS64 ISAs: 64-Bit (and Other) Extensions   2.8 Basic Address Space   2.9 Pipeline Visibility Chapter 3: Coprocessor 0: MIPS Processor Control   3.1 CPU Control Instructions   3.2 What Registers Are Relevant When?   3.3 CPU Control Registers and their encoding   3.4 CP0 Hazards?A Trap for the Unwary Chapter 4: How Caches work on MIPS   4.1 Caches and Cache Management   4.2 How Caches Work   4.3 Write-Through Caches in Early MIPS CPUs   4.4 Write-Back Caches in MIPS CPUs   4.5 Other Choices in Cache Design   4.6 Managing Caches   4.7 L2 and L3 caches   4.8 Cache Configurations for MIPS CPUs   4.9 Programming MIPS32/64 Caches   4.10 Cache Efficiency   4.11 Reorganizing Software to Influence Cache Efficiency   4.12 Cache Aliases Chapter 5: Exceptions, Interrupts, and Initialization   5.1 Precise Exceptions   5.2 When Exceptions Happen   5.3 Exception Vectors: Where Exception Handling Starts   5.4 Exception Handling: Basics   5.5 Returning from an Exception   5.6 Nesting Exceptions   5.7 An Exception Routine   5.8 Interrupts   5.9 Starting Up   5.10 Emulating Instructions Chapter 6: Low-level Memory Management and the TLB   6.1 The TLB/MMU hardware and what it does   6.2 TLB/MMU Registers Described   6.3 TLB/MMU Control Instructions   6.4 Programming the TLB   6.5 Hardware-friendly page tables and refill mechanism   6.6 Everyday Use of the MIPS TLB   6.7 Memory Management in a simpler OS Chapter 7: Floating-Point Support   7.1 A Basic Description of Floating Point   7.2 The IEEE754 Standard and Its Background   7.3 How IEEE Floating-Point Numbers Are Stored   7.4 MIPS Implementation of IEEE754   7.5 Floating-Point Registers   7.6 Floating-Point Exceptions/Interrupts   7.7 Floating-Point Control: The Control/Status Register   7.8 Floating-Point Implementation Register   7.9 Guide to FP Instructions   7.10 Paired-single floating-point instructions and MIPS 3D.   7.11 Instruction Timing Requirements   7.12 Instruction Timing for Speed   7.13 Initialization and Enabling on Demand   7.14 Floating-Point Emulation Chapter 8: Complete Guide to the MIPS Instruction Set   8.1 A Simple Example   8.2 Assembler Instructions and What They Mean   8.3 Floating-Point Instructions   8.4 Differences in MIPS32/64 Release   8.5 Peculiar Instructions and Their Purposes   8.6 Instruction Encodings   8.7 Instructions by Functional Group Chapter 9: Reading MIPS Assembler Language   9.1 A Simple Example   9.2 Syntax Overview   9.3 General Rules for Instructions   9.4 Addressing Modes   9.5 Object file and memory layout Chapter 10: Porting Software to MIPS   10.1 Low-level software for MIPS: A Checklist of Frequently Encountered Problems   10.2 Endianness: Words, Bytes, and Bit Order   10.3 Trouble With Visible Caches   10.4 Memory access ordering and re-ordering   10.5 Writing it in C Chapter 11: MIPS Software Standards (?ABI?s)   11.1 Data Representations and Alignment   11.2 Argument Passing and Stack Conventions for MIPS ?ABIs? Chapter 12: Debugging MIPS - debug and profiling features   12.1 The ?EJTAG? onchip debug unit   12.2 Pre-EJTAG debug support?break instruction and CP0 Watchpoints   12.3 PDTrace   12.4 Performance counters Chapter 13: GNU/Linux from Eight Miles High   13.1 Components   13.2 Layering in the kernel Chapter 14: How hardware and software work together   14.1 The life and times of an interrupt   14.2 Threads, critical regions and atomicity   14.3 What happens on a system call 384   14.4 How addresses get translated in Linux/MIPS Chapter 15: MIPS-specific issues in the Linux kernel   15.1 Explicit Cache Management   15.2 CP0 Pipeline hazards   15.3 Multiprocessor systems and coherent caches   15.4 Demon tweaks for a Critical Routine Chapter 16 Linux Application Code, PIC and Libraries   16.1 How link units get into a program   16.2 Global Offset Table (?GOT?) organization Appendix A: MIPS Multithreading   A.1 What is MT   A.2 Why is MT useful?   A.3 How to do MT for a RISC architecture   A.4 MT in action Appendix B: Other Optional extensions to the MIPS instruction set   B.1 MIPS16 and MIPS16e   B.2 The MIPS DSP ASE 440   B.3 MDMX MIPS GlossaryIndex

作者简介

大多数“体系结构概览”类的书籍最终都是对体系结构的汇编语言语焉不详，只是给出令人厌烦的概述。然而，本书却是一个典型的反例，它为所有这类书的作者树立了一个榜样。作者不但提供了体系结构参考所必需的细节，还以对关键体系结构特点（及其原理）富有洞察力的视角表达出这些细节。

　　无论是对通用的计算机体系结构来说，还是对于MIPS来说，本书都是非常有用的书籍。它阐述了渗入到体系结构发展中的技术、经济、历史等因素。

　　第2版的一个重要增加是涉及操作系统、移植以及ABI等问题，这使得本书对软件开发者来说也是一本优秀的参考书。任何从事MIPS体系结构相关工作的人都应该乐于拥有这本书。



　　第2版不仅对第1版进行了彻底的更新，而且还将应用广泛的RISC系统结构MIPS与开源操作系统Linux结合在了一起。本书的第一部分从MIPS设计原理开始，进而阐述了MIPS指令集和程序员资源。书中还以MIPS32/MIPS64标准为基准，对其他体系结构进行了比较。

　　与第1版相比，第2版的显著变化是封面图片——小企鹅坐在驾驶员的位置上，本书以此作为研究来自Linux内核的真正的低层操作系统的实例，并且展示Linux (包括单处理器和SMP) 如何构建于MIPS体系结构所提供的基础之上。本书从操作系统的底层 (中断、内存调度) 开始，进而描述更高级的Linux/MIPS应用代码如何载入到内存、连接到库并运行。

　　●清晰地阐述了Linux如何在硬件上运行。

　　●提供了完整的、更新的和简单易用的MIPS指令集指南。

　　●本版保留了第1版可读性好的写作风格，凝聚了作者在基于MIPS体系结构的系统设计方面20多年的经验。

图书封面

---

 MIPS体系结构透视下载

---